Your question is Verilog Race Conditions. Take a moment with it on the right.
Talk me through your thinking if you like. When you're confident, submit your answer and I'll grade it like a real screen (7/10 or better passes).
What are races in Verilog, and how do they occur?