Whenever you're ready, walk me through how you'd approach this.
How do you approach timing analysis, transistor sizing, and parasitics in a hardware design? Treat timing slack, path delay, area, and power as measurable design metrics. Explain how you would use design data to identify critical paths, size devices, estimate parasitic effects, and validate improvements without creating regressions.