Your question is Parasitic Inductance Compensation. Take a moment with it on the right.
Talk me through your thinking if you like. When you're confident, submit your answer and I'll grade it like a real screen (7/10 or better passes).
How does parasitic inductance in a PCB layout affect the switching characteristics of power MOSFETs, and how do you compensate for this in software?