How would you design an automation framework for a tool that simulates semiconductor test patterns at scale in Synopsys workflows?
