How would you design an automated test suite to validate the PCIe lanes on a newly taped-out SoC at Advanced Micro Devices?
