Your question is FPGA Timing Verification. Take a moment with it on the right.
Talk me through your thinking if you like. When you're confident, submit your answer and I'll grade it like a real screen (7/10 or better passes).
How would you approach testing software on an FPGA, and what strategies do you use to verify timing constraints?