How do you resolve a pipeline hazard in a RISC processor using assembly optimization or hardware stalling?
