How do you mitigate the risk of side-channel attacks such as power analysis on cryptographic hardware modules at Astranis?
