Given a new feature that optimizes the placement of test points on a silicon design, how would you structure your test plan at Synopsys?
