Your question is Clock-Domain Signal Modeling. Take a moment with it on the right.
Talk me through your thinking if you like. When you're confident, submit your answer and I'll grade it like a real screen (7/10 or better passes).
How would you model a signal crossing from one clock domain to a slower clock domain in RTL?